



MS_7641 Ver: 4.0

CPU:

AMD AM3 AM3+

System Chipset:

AMD/ATI 760G/880G

AMD/ATI RS710

On Board Chipset:

FINTEK Super I/O -- F71868AD

LAN -- RLT8111E/8105E

HD Codec --ALC887/892

BIOS -- SPI ROM 8M

Main Memory:

DDR III X 2 (Max 8GB)

Expansion Slots:

PCI-E X1 X1

PCI-E X16 X1

PCI 2.2 Slot X1


Clock Generator:


Controller--RTM-880N-793

PWM:

UPI1601

Title	Page
Cover Sheet	1
Block Diagram	2
GPIO Configuration	3
Clock Distribution	4
Power Deliver Chart	5
UPI1601	6
VRM Driver	7
Clock-Gen RTM-880N-793	8, 9,10
AMD AM3 941	11
First Logical DDRIII DIMM	12,13, 14,15,16
AMD/ATI 760G/880G	17,18, 19,20,21
AMD/ATI SB710	22
PCI EXPRESS X16 & X 1 SLOT	23
PCI Slot 1 & PCI EXPRESS X 1 SLOT	24
USB connectors	25
VGA & DVI	26
LAN -- RLT8111E & RLT8105	27
Azalia Codec-ALC887/ALC892	28
LPC-F71868AD / FDD / COM / LPT	29
FAN	30
VCC_DDR&VCC1_1 NB	31
ACPI by UPI	32
ATX/Front Panel/KB/EMI	33
BOM - Option Parts	34
POWER OK MAP	35
RESET MAP	36
History	37







MSI			
Link to the Future			
MICRO-START INTL CO., LTD.			
04 Clock Distribution			
Doc	MS_7641	Rev	40
Date	Wednesday, December 21, 2011	Sheet	4 of 37


Power Delivery Chart Details:


- Regulators:**
 - VCC3_SB Linear REGULATOR
 - 1.2V_SB Linear REGULATOR
 - +5V Linear REGULATOR
 - 5VDUAL Linear REGULATOR
- Power Rails and Currents:**
 - VCC3_SB (S0, S1, S3, S5)
 - +1.2VSB (S0, S1)
 - VCC3 (S0, S1)
 - +5VA (S0, S1)
 - VCC3_SB (S0, S1, S3, S5)
- Component Power Requirements:**
 - PCI Slot (per slot):** 5V (5.0A), 3.3V (7.6A), 12V (0.5A), 3.3VDual (0.375A), -12V (0.1A)
 - X1 PCIe per:** 3.3V (3.0A), 12V (0.5A), 3.3Vaux (0.1A)
 - X16 PCIe per:** 3.3V (3.0A), 12V (0.5A), 3.3VDual (0.1A)
 - USB X6 FR:** VDD (5VDual 3.0A)
 - USB X6 RL:** VDD (5VDual 3.0A)
 - 2XPS/2:** 5VDual (0.5A)
 - ETHERNET:** 3.3V (S3) (0.1A), 3.3V (S0, S1) (0.5A)
 - IEEE-1394 x1:** 3.3V (S0, S1) (0.1A), 12V (S0, S1) (1.1A)
- System Power Requirements:**
 - X4 PCIe: 0.8A
 - ATA IO: 0.5A
 - ATA PLL: 0.01A
 - PCI-E P/IDD: 80mA
 - SB CORE: 0.6A
 - CLOCK: 1.2V S5 PW (0.22A), 3.3V S5 PW (0.01A)
 - USB CORE IO: 0.2A
 - 3.3V IO: 0.45A
- Audio Codec:**
 - 3.3V CORE: 0.1A
 - 5V ANALOG: 0.1A
- Super I/O:**
 - +3.3VDUAL (S3): 0.01A
 - +3.3V (S0, S1): 0.01A
 - +5V (S0, S1): 0.1A

MSI MICRO-START INTL CO., LTD.
05 Power Deliver Chart
 MS_7641
 Version: 1.00
 Date: 2012/10/11











REF0/SEL_HTT66	HTT CLOCK
0	100.00 DIFFERENTIAL
1	66.66 SINGLE END



**MICRO-START INT'L CO.,LTD.**


08 Clock-Gen RTM880N-793


Size	Document Number	Rev
Custom	MS_7641	40

Date:	Wednesday, December 21, 2011	Sheet	8	of	37
-------	------------------------------	-------	---	----	----










Check U10 New Version : Port Number
RX780/RS740/RS780 difference table (HT LINK)

SIGNALS	RS740	RX780	RS780
HT_RXCALP	49.9R (GND)	1.21K	301R
HT_RXCALN	49.9R (VDDHT)		
HT_TXCALP	100R	1.21K	301R
HT_TXCALN			



MSI
Link to the future MICRO-START INTL CO.,LTD.


File 13 760G&785G&880G-HT

Size	Document Number	Rev
Custom	MS_7641	40

Date: Wednesday, December 21, 2011 Sheet 13 of 37

20 / 5.5 / 4.5 / 5.5 / 20

20 / 5.5 / 4.5 / 5.5 / 20



AMD-215-0674007-00-A01-RH

RX780/RS740/RS780 GPP difference table

	RS740	RX780/RS780
PCE_CALRP	562R (GND)	1.27K (GND)
GPP4	NC	GPP4
GPP5	NC	GPP5

RX780/RS740/RS780 GPP Routing table

	RS740	RX780/RS780
GPP X4 CONNECTOR	GPP[2:0]	GPP[3:0]
GPP X1 CONNECTOR		GPP4
GIGABIT ETHERNET	GPP3	GPP5

RS780 Display Port Support (muxed on GFX)

DP0	GFX_TX0, TX1, TX2 and TX3 AUX0 and HPD0
DP1	GFX_TX4, TX5, TX6 and TX7 AUX1 and HPD1

MSI
Link to the Future
MICRO-START INTL CO.,LTD.

Title
14 760G&785G&880G-PCIE I/F


Size
Custom

Document Number
MS_7641

Rev
40










Date
Wednesday, December 21, 2011

Sheet
14 of 37




```
Enables Test debug bus
using PCIE bus
1. Disable (can be enabled
   thru nbcfg register)
0 : Enable

RS780: configurable thru register
      setting only
RS740: Not supported
```

SPI ROM change to M31-25Q8003-W03


MSI MICRO-START INTL CO., LTD.			
19 SB810&SB850-SATA/HWM/SPI			
Size	Document Number	Rev	
MS_7641		40	
Friday, December 23, 2011 Sheet 19 of 37			





REQUIRED STRAPS

NOTE: SB700 HAS INTERNAL 15K PULL UP RESISTOR FOR RTC_CLK




Note: SB700/SB750 A13 IMC_GPIO[17:16] require external pull-up/pull-down resistors to configure ROM straps. However, SB710/SB750 A14 IMC_GPIO[17:16] require only external pull-down resistors to configure ROM straps.

	PCI_CLK2	PCI_CLK3	PCI_CLK4	PCI_CLK5	LPC_CLK0	LPC_CLK1	AZ_RST#	IMC_GPIO17	IMC_GPIO16
PULL HIGH	WATCHDOG TIMER ON NB_PWRGD ENABLED	USE DEBUG STRAPS	RESERVED	RESERVED	ENABLE PCI MEM BOOT	CLKGEN ENABLED	IMC ENABLED	ROM TYPE: H, H = Reserved H, L = SPI ROM	DEFAULT
PULL LOW	WATCHDOG TIMER ON NB_PWRGD DISABLED DEFAULT	IGNORE DEBUG STRAPS DEFAULT			DISABLE PCI MEM BOOT DEFAULT	CLKGEN DISABLED DEFAULT	IMC DISABLED DEFAULT	L, H = LPC ROM L, L = FWH ROM	


DEBUG STRAPS

SB700 HAS 15K INTERNAL PU FOR PCI_AD[30:23]



	PCI_AD28	PCI_AD27	PCI_AD26	PCI_AD25	PCI_AD24	PCI_AD23
PULL HIGH	USE LONG RESET DEFAULT	USE PCI PLL DEFAULT	USE ACPI BCLK DEFAULT	USE IDE PLL DEFAULT	USE DEFAULT PCIE STRAPS DEFAULT	RESERVED
PULL LOW	USE SHORT RESET	BYPASS PCI PLL	BYPASS ACPI BCLK	BYPASS IDE PLL	USE EEPROM PCIE STRAPS	

 MSI <i>Link to the Future</i>		MICRO-START INT'L CO.,LTD	
Title 22 SB810&SB850-STRAPS			
Size Custom	Document Number MS_7641		Rev 40
Date: Wednesday, December 21, 2011	Sheet 22	of 37	


PCI EXPRESS x16 Slot



PCI EXPRESS 1 Slot-1




Wake Up CTRL Circuit




MSI			
MICRO-START INTL CO., LTD.			
23 PCI EXPRESS X16 & X 1 SLOT			
Doc	Customer	MS_7641	40
Date: Wednesday, December 21, 2011 Sheet 23 of 37			


POWER CIRCUIT FOR USB PORT 4,5




REAR PANEL USB CONNECTOR FOR USB PORT 4,5





REAR PANEL USB CONNECTOR FOR USB PORT 6,7





FRONT PANEL USB CONNECTOR FOR USB PORT 0,1








FRONT PANEL USB CONNECTOR FOR USB PORT 6,7



MSI MICRO-START INTL CO.,LTD.			
Title: 25 USB connectors			
Size: Custom	Document Number: MS_7641	Rev: 40	
Date: Wednesday, December 21, 2011	Sheet: 26	of 37	



Deep Mode WAKE Power CTRL Circuit




Link	Color
Link	Yellow
Active	Blinking
1000	Orange
100	Green
10	None
29	Yellow
30	Yellow
31	Orange
32	Green


File	Document Number	Rev
27 LAN RTL8111DL/RTL8103EL	MS_7641	40
Date	Friday, December 23, 2011	Sheet 27 of 37

FAN CONTROL


29 CPU-FANPWM >> CPU-FANPWM






SYSFAN




MSI Link to the Future			
MICRO-START INT'L CO.,LTD.			
File			
30 FAN			
Size	Document Number	Rev	
Custom	MS_7641	40	
Date		Thursday, December 22, 2011	Sheet 50 of 57







Charge 1087 to 7707 for Power up sequence





SEL	SL	MODE	FUNCTION	RESISTANCE
1	1	X	VCCS_SB	80/81/82
1	0	X	VCCS_SB	83
0	X	1	VCCS_SB	84/85
0	X	0	SHUTDOWN	84/85



use Slp_s3# control SYS_PWRGD refer to AMD reference circuit



FOR reference Voltage



SB POWER 1.1V 2.755A

CPU_VDDR 1.2V 1.75A

CPU_VDDR 1.2V 1.75A

CPU_VDDR 1.2V 1.75A

CPU_VDDR 1.2V 1.75A

CPU_VDDR 1.2V 1.75A

CPU_VDDR 1.2V 1.75A

CPU_VDDR 1.2V 1.75A

CPU_VDDR 1.2V 1.75A

CPU_VDDR 1.2V 1.75A

CPU_VDDR 1.2V 1.75A

CPU_VDDR 1.2V 1.75A

CPU_VDDR 1.2V 1.75A

CPU_VDDR 1.2V 1.75A

CPU_VDDR 1.2V 1.75A

CPU_VDDR 1.2V 1.75A

CPU_VDDR 1.2V 1.75A

CPU_VDDR 1.2V 1.75A

CPU_VDDR 1.2V 1.75A

CPU_VDDR 1.2V 1.75A

CPU_VDDR 1.2V 1.75A

CPU_VDDR 1.2V 1.75A

CPU_VDDR 1.2V 1.75A

CPU_VDDR 1.2V 1.75A

CPU_VDDR 1.2V 1.75A

CPU_VDDR 1.2V 1.75A

CPU_VDDR 1.2V 1.75A

CPU_VDDR 1.2V 1.75A

CPU_VDDR 1.2V 1.75A

CPU_VDDR 1.2V 1.75A

CPU_VDDR 1.2V 1.75A

CPU_VDDR 1.2V 1.75A

CPU_VDDR 1.2V 1.75A

CPU_VDDR 1.2V 1.75A

CPU_VDDR 1.2V 1.75A

CPU_VDDR 1.2V 1.75A

CPU_VDDR 1.2V 1.75A

CPU_VDDR 1.2V 1.75A

CPU_VDDR 1.2V 1.75A

CPU_VDDR 1.2V 1.75A

CPU_VDDR 1.2V 1.75A

CPU_VDDR 1.2V 1.75A

CPU_VDDR 1.2V 1.75A

CPU_VDDR 1.2V 1.75A

CPU_VDDR 1.2V 1.75A

CPU_VDDR 1.2V 1.75A

CPU_VDDR 1.2V 1.75A

CPU_VDDR 1.2V 1.75A

CPU_VDDR 1.2V 1.75A

CPU_VDDR 1.2V 1.75A

CPU_VDDR 1.2V 1.75A

CPU_VDDR 1.2V 1.75A

CPU_VDDR 1.2V 1.75A

CPU_VDDR 1.2V 1.75A

CPU_VDDR 1.2V 1.75A

CPU_VDDR 1.2V 1.75A

CPU_VDDR 1.2V 1.75A

CPU_VDDR 1.2V 1.75A

CPU_VDDR 1.2V 1.75A

CPU_VDDR 1.2V 1.75A

CPU_VDDR 1.2V 1.75A

CPU_VDDR 1.2V 1.75A

CPU_VDDR 1.2V 1.75A

CPU_VDDR 1.2V 1.75A

CPU_VDDR 1.2V 1.75A

CPU_VDDR 1.2V 1.75A

CPU_VDDR 1.2V 1.75A

CPU_VDDR 1.2V 1.75A

CPU_VDDR 1.2V 1.75A


CPU_VDDR 1.2V 1.75A

CPU_VDDR 1.2V 1.75A

CPU_VDDR 1.2V 1.75A


CPU_VDDR 1.2V 1.75A

DDR VTT Power




NB 1.1V POWER

VCC1_1:RS780/RS760-1.1V RS740-1.2V




DDR II 1.8V POWER




MSI MICRO-START INTL CO., LTD.		
File	32 VCC_DDR&VCC1_1 NB	Rev
Size	Document Number	MS_7641
C		40
Date	Wednesday, December 21, 2011	Page 22 of 27

PCB




BATTERY




CPU RM




Mounting Holes




NB HEATSINK



SB HEATSINK




Optics Orientation Holes



EL-CAP USED BY CFG_2331_816GH.

Simulation



MICRO-START INTL CO.,LTD		
Title		
34 Manual parts for BOM		
Size	Document Number	Rev
Custom	MS_7641	40
Date:	Wednesday, December 21, 2011	Sheet 34 of 37

12V

5V

3.3V

PD#

VDDA25

VCC_DDR

DDR_VTT

VCCP

VRM_GD

+1.8V_S0

VCC1_1 VCC1VA2

VCC_SB

SB_PWRGD NB_PWRGD


LDT_PG

LDT_STP#


LDT_RST#


A_RST#

PCI_RST#

 MSI <small>MICRO-STAR INTERNATIONAL</small> <i>Link to the Future</i>		MICRO-STAR INT'L CO.,LTD.	
Title 35 POS MAP			
Size Custom	Document Number MS_7641		Rev 40
Date:	Wednesday, December 21, 2011	Sheet	35 of 37

PWROK MAP




 MICRO-START INTL CO.,LTD		
Title: 36 Power OK MAP		
Size: Custom	Document Number: MS_7641	Rev: 40
Date: Wednesday, December 21, 2011 Sheet 36 of 37		

MS-7641-4.0

Base on 7641-3.11 change as follows:

- 1.change VRM IC to UP1601 and add one phase to 4+1,2 hi mos and 2 low mos,follow 7692-2.0
- 2.add DVI connector

 MSI <i>Link to the Future</i>		MICRO-START INTL CO.,LTD	
File			
37 Modify History			
Size	Document Number		Rev
Custom	MS_7641		40
Date	Wednesday, December 21, 2011		
	Sheet	37	of 37